Abstract: This paper presents a threshold decision circuit with an adjustable detection window designed in a 90-nm IBM CMOS technology. Together with an RF mixer, the decision Section realizes the circuit implementation of the back-end of a transmitted reference ultra wideband receiver, which is yet to be reported in literature. The proposed circuit is built on a differential amplifier core and avoids the use of integrator and sampling blocks, which reduces the device burden necessary for the architecture. Moreover, the detection window threshold of the design can be regulated by three independent factors defined by the circuit elements. The circuit is tested at an input data rate of 0.1∼2.0 Gbps and the core decision section consumes 9.14 mW from a 1.2-V bias supply (with a maximum capacity/P ratio of 218.8 GHz/W). When compared against other reported decision blocks, the proposed detection circuit shows improved performance in terms of capacity and power requirement.
Introduction
Ultra-wideband (UWB) communication has been considered as a promising technology for wireless applications in recent literature. Particularly, it has been proposed as a suitable alternative for a wired interconnect system requiring high data rates over a short distance [1] . A UWB transmission occupies a very wide signal bandwidth (greater than 500 MHz) which is considerably higher than the coverage of existing narrow-band wireless systems [2] . This is significant because Shannon's theorem predicts that, expanding signal bandwidth is the preferred way to achieve higher data rates in a cost-effective manner (with- * E-mail: apratimroy45@gmail.com out raising transmitted power). Wideband communication also exhibits other potential advantages such as high data capacity, low complexity, compatibility with multiple access systems, high degree of frequency diversity, greater resistance against fading, and very low power density [3] [4] [5] .
On the flip side, traditional wideband radio techniques create highly dispersive communication channels. As a result, channel estimation and channel equalization require special attention during the receiver design to overcome amplitude and phase distortions. This complicates modeling of the channel for conventional UWB radios, and in this situation, a transmitted reference wideband (TR-UWB) transceiver appears as an attractive option because of its exploitation of a simple synchronizing technique [6] . However, the issue of threshold detection in the TR-UWB rreceiver still can be a major design challenge for high data rates. A traditional topology for a wideband receiver includes an integrated antenna followed by an amplifier (LNA) for the front-end, and an integrator, a sampling circuit and a separate comparator after the RF mixer for threshold detection [7] . This would lead to a demand for extra device burden in the circuit as the design will need to generate regulatory voltages for the decision section. In addition, the RF mixer in a microwave receiver produces output signals in the order of a few millivolts. If this output is not sufficient to drive the threshold detection section, a supporting wideband amplifier will be needed before the decision block. Even after the inclusion of all receiver components, the overall capacity/P figure at the transceiver output is dominated by the decision circuit. Keeping that in mind, this work aims to propose a comparator sub-circuit which realizes the TR-UWB receiver and improves the power efficiency and overall performance of the decision section. The threshold detection circuit presented in this paper is implemented with 90 nm IBM CMOS process parameters. Powered from a 1.2 V dc power supply, its capacity/P figure varies between 10.9 to 218.8 GHz/W for a received data rate of 0.1∼2.0 Gbps. The circuit dissipates 9.14 mW of power including buffer circuits. Section 2 explains the proposed architecture of a transmitted reference receiver with emphasis on the window detection technique. The characterization and performance of the decision circuit (with a supporting mixer) are discussed in Section 3. Finally, Section 4 summarizes the merits of the proposed design and compares it with examples from published literature.
Proposed Receiver Architecture

Modified TR-UWB Receiver
A modified receiver configuration for a TR-UWB system is presented in Fig. 1 where the signal degraded by the interchip channel is received by an on-chip antenna, followed by a low noise amplifier (LNA). This LNA is a critical component for the receiver front-end as the overall noise figure is influenced by it. The two inputs of the RF mixer consist of the output generated by the LNA and the output from an integrated delay element (DE). This customized delay element can be implemented using a branched architecture of cascaded inverters combined with resistive adders to delay the bipolar portions of the UWB pulses [8] . The objective of the DE is to produce the second input to the mixer from the received and processed RF signal. The RF mixer is conventionally followed by an integrator, a sampling section and a supporting decision circuit to complete the receiver. This paper aims at proposing an alternative window detection technique for the receiver which reduces the device burden and power requirement for the circuit by using a differential amplifier core with current mirrors, a logic section, and a buffer circuit as the decision block. The architecture of the proposed wideband detection circuit is explained in the next section.
Window Detection Sub-Circuit
Decision circuits are widely used as the building blocks of high speed comparators in analog to digital converters (ADC). These ADCs are typically designed with three main stages: a preamplifier, a latch and an output sampler [9] . They are commonly used in applications like data storage systems, high-speed measurement instruments and serial communication links. In these applications, a lowto-medium resolution ADC and speeds in the order of GHz are usually achieved [10] . However, because of the highly non linear nature of UWB pulses, the use of latched comparators have not been reported for wideband receivers. On the other hand, various techniques have been published on high-speed decision circuits which perform threshold detection for CMOS designs [9] [10] [11] . In comparison to them, a window detection circuit receives two analog inputs from driving circuits and produces a response in the digital format. A positive response is detected when the difference between the two excitations is within the range of {− }, where represents the length of window of the decision circuit [12] . If a detection block built on a differential amplifier is employed for the TR-UWB receiver, regulating the window threshold becomes critical after the input to the detection circuit is processed with the preceding RF mixer. Setting a correct reference voltage for the detection circuit also remains an important design issue because proper optimization of reference level is a prerequisite for correct operation of the decision section. The circuit in Fig. 2a shows the proposed analog window decision circuit for the TR-UWB receiver [13] . The design is built with a differential amplifier core and a number of current mirrors. Transistors N 1 and N 2 implement the differential input circuit where V is the input signal to the threshold detection block (produced by the preceding RF mixer) and V is the signal which is used as a reference voltage for the comparator section. The tail current to the differential pair is provided by the transistor N 3 which works as a current source. This is called a window detector because, if the input voltage V is within a certain range from the reference voltage V (V ± , = window threshold), then the adjoined logic section at the output (implemented by transistors N 8 , N 9 , P 7 and P 8 ) produces an output logic indicating the detection of input data. But if the driving signal (V ) resides outside this range, then the logic output generates a reverse response. The p-type transistors (P 1 ∼P 6 , with the same size), implement two sets of current mirrors while N 4 , N 7 together with N 5 , N 6 realize two n-type current mirrors. The size of transistors N 6 and N 7 is N (=2 in the figure) times larger than that of N 4 and N 5 and this parameter (N) works as a controlling figure for the window threshold of the decision circuit. By including a programmable current mirror in the design which can provide a variable N, the decision circuit can be implemented with an adjustable detection window. If the tail bias current flowing through N 3 is I (5.5 A for the design), when both comparator inputs are sufficiently at the same level (V matches V {∼ 0.7 V } or is within the range V ± ), transistors N 1 , N 2 , N 4 , N 5 experience the same current I /2 flowing through each of them. At the same time, devices N 6 and N 7 pull down the voltages at nodes A and B near ground level, driving the output of the logic gate (V ) to a positive detection. When the input voltage do not fall in the detection window set by the reference level, currents flowing through N 1 and N 2 differ from I /2 by a margin of (depending on the discrepancy between the input excitations). So, the current in one branch of the input pair increases while the current in the other half is reduced. Assuming that the two input transistors remain in a region of saturation, the detection threshold of the circuit can be derived assuming µ to be the carrier mobility, C to be the gate capacitance per unit area, N to be the current mirror factor and (W /L) N 1/2 to be the aspect ratio of N 1 or N 2 [12] :
It can be said from the above equation that, the comparator threshold can be adjusted by three independent factors including the bias current I which, in turn, is controlled by the gate voltage V for the tail transistor N 3 . Other effective controlling factors for the window threshold are the size of input differential pair (W /L) N 1/2 and the multiplying factor (N) of n-type current mirrors. So, different bias circuits could power the tail source or transistor dimensions can be adapted for dynamically adjusting the detection threshold of this circuit. The reference voltage of the comparator (V , around 0.7V ) can be provided by a current mirror based gate biasing circuit which is shown in Fig. 2b . It consists of transistors N 10/12 (20µ/0.1µ), N 11 (40µ/0.1µ), P 9/10 (20µ/0.1µ), P 11 (31µ/0.1µ) and a small resistor (R 1 ) for bootstrapping (to solve the start-up problem). The reference voltage (V ) is delivered by the gate terminal of the transistor N 12 to the comparator sub-circuit. The study of static behavior of the detection circuit is discussed in the next section which would provide further insight on these issues. 
Results and Discussion
Static Characterization
Ramp Response
The influence of the controlling factors (defined by equation (1)) on the detection window is tested in a sequential manner in this section. As the first step of static characterization for the proposed circuit, the reference voltage of the detection section (V ) is tied to various dc voltage levels. The driving comparator input (V ) is fed with a ramp signal which is expected to influence the length of the detection window in the decision circuit. Fig. 3 shows the response of the section with the ramp signal as an input voltage, increasing from 0 to 1.2 V linearly with time. As the second input excitation, five different reference voltages (residing within 0.2∼1.0 V) are fed to the V port. The output indicates the dependence of the detection window on the magnitude of reference voltage. As V is set to 0.6 V, the input is detected when it is within the range of 0.6±.08 V (combination C) producing a suitable detection window with regard to symmetry. 
Dimensionality of Transistors
Controlling Tail Current
Regulation of the detection window by the tail bias current is manifested in Fig. 5 . When V =0.2 V the comparator is switched off and the decision window is non-existent. As the voltage is raised to 0.4 V, the comparator is turned on but the detection window is yet to obtain symmetry with respect to the reference level. Symmetrical windows are achieved as V moves up within the range of 0.6∼1.2 V. When the input transistors are in saturation, the effect of V on the detection window is not as prominent as that of transistor size and mirror multiplication factor. Therefore, the gate voltage for the current source (N 3 ) is set to the bias rail (1.2 V), resulting in a tail current of 5.5 mA.
Mirror Multiplication Factor
According to Fig. 6 , among the controlling parameters presented by equation (1), mirror multiplication factor (N) has a stronger effect on the width of the detection window. As this factor is raised to an upper limit of 5, the window width varies between ±.1 and ±.3 V around the reference voltage. So, a suitable value for the N factor (≈ 2) is chosen through an optimization process to ensure that the detection window remains equal in length around the reference voltage. It would mean that, the width of N 6 and N 7 in Fig. 2a will be N times higher than the size of N 4 and N 5 for the current mirrors.
Feed from Mixer for the Detection Circuit
A zero-IF signal may be defined as the response from an RF mixer in which, despite being driven by sinusoidal excitations, only dc components are present at the output load-port. It helps to verify the suitability of the mixer structure as an RF multiplier for the TR-UWB scheme when the transmission is using variants of BPSK modulation. So, a zero-IF response from the RF mixer (shown in Fig. 1 ) will ensure that it will produce a response which can be processed by the window detection section that follows it. To satisfy this objective, a double-balanced Gilbert mixer is selected to drive the proposed window decision circuit. The inputs to the mixer are provided with two combinations of sinusoids which have the same frequency and amplitude but differ only in phase (see Fig. 7 ). So, for the first combination, the inputs have the same amplitude, oscillation and phase position, but for the second scenario, the same magnitude, frequency and a 180 phase shift. To obtain a satisfactory zero-IF response, when the excitations are in phase, the mixer should produce a positive dc signal of sufficient magnitude, and when the inputs are out of phase, the mixer should supply a constant response with an opposite polarity. Initially, the zero-IF response from the selected RF mixer contains high ripple content. So, the mixer parameters are calibrated during optimization and a number of passive filter stages (LPF ) are added at the load-port to remove the ripples. Finally, the optimized response from the RF mixer is manifested graphically in frame 5 of Fig. 7 , which indicates that the mixer is suitable to drive the window detector. Fig. 8 shows the output from the proposed mixer when an ultra-wideband pulse stream, injected at the first input port, is correlated with the reference pulses of a delayed stream (fed as the second input) [14] . The bipolar nature of the mixer response in Fig. 8 suggests that a suitable decision section will be able to detect information encoded in the pulse stream received by the on-chip antenna. 
Response from the Comparator SubCircuit
The back-end of the proposed TR-UWB receiver starts with a cascaded block made with an RF mixer and a supporting amplifier to produce and boost the driving signal for the threshold detection section. As the RF mixer, as discussed in the previous section, a double differential architecture is employed with current compensating transistors. Rather than using separate integrator, sampling and detection blocks, the proposed window decision circuit built with a differential amplifier is included in the design. The next step is evaluating the behavior of the decision circuit by checking its response for high-speed pulse streams generated by the RF mixer. Typically, the RF mixer in the TR-UWB receiver will accept a wideband bipolar pulse train and its delayed version as inputs (see frame 1-2 of Fig. 8 ). An ideal mixer output working as the excitation for the decision section will resemble pulses like the ones shown in frame 1 of Fig. 9 , where the polarity of the pulses (with respect to the base line) indicates encoding of data in the input stream. Analysis shows that UWB peaks are detected by the proposed decision section even when duration of each individual pulse is narrower than 1 ns. Therefore it can be concluded that, the window detection circuit has potential for use in BPSK/OOK wireless transceiver schemes. To complete the process, placing a buffer at the output of the detection circuit will produce a decoded data stream. In Fig. 8 , each frame in an input pulse stream with transmitted reference consists of two different types of pulses. The first one in the frame is a 'synchronizing' or 'reference' pulse which is never modulated, and the second type is a modified 'data' pulse which depend on input information. The two pulses are separated by a variable delay and this
Figure 10.
Step-by-step optimization of reference voltage.
information is supplied to both transmitter and receiver of the scheme. For the mixer inputs in Fig. 8 , each pair of pulses occupies a frame duration of 10ns and the pulses correspond to an arbitrary bit strem (1 1 0 1 0) for testing the circuit. The figure satisfies the transmitted-reference ultra-wideband scheme as it shows the response from the RF mixer when its inputs are a baseband pulse stream and its delayed version. The amount of delay is equal to the separation between the 'reference' and the 'data' pulses (5 ns for this example). The mixer follows the principle of an RF multiplier: when the 'data pulse' (in frame 1) and the synchronized 'reference pulse' (in frame 2) have the same polarity, the proposed decision section detects it positively and when the pulses are encoded differently, a response with a reversed polarity is produced. It has already been shown that the proposed analog decision cirucit provides a suitable detection window when its reference voltage resides within the range of 0.6∼0.8 V (see Fig. 3 ). For this reason, a dc voltage (∼ 0.6 V) is added to the mixer output using a simple resistive voltage adder. Optimization of the comparator reference voltage with regard to this base shifted and processed mixer response is shown in Fig. 10 , where the reference voltage is varied across a wide range around 0.7 V in incremental steps of 0.02 V. The response of the decision circuit is symmetric around a dc base of ∼ 0.5 V when V approaches 0.7 V. In the next step, the reference voltage is tuned again in Fig. 11 , this time between 0.69 and 0.71 V in smaller voltage increments which reside around 0.005 V. The analysis of Fig. 11 indicates that, the response obtains best symmetry with respect to its base (∼ 0.5 V) when the reference voltage is set in the vicinity of 0.693 V, an optimum value for the proposed design. Figure 11 . Localization of optimum reference voltage with finer voltage increments. Fig. 12 presents the signals at different stages of the proposed TR-UWB receiver, including the inputs to the double-differential radio-frequency mixer, the processed response from the mixer, the output of the base-shifter block (dc voltage adder) which follows the mixer, and the decision section outputs (including comparator and buffer). The output buffer consists of a pair of simple inverter gates and produces the final output from the detection section. These signals are achieved for a TR-UWB data rate of 100 Mbps and tested up to an upper limit of 2 Gbps for input data. The performance metrics of the window decision circuit and their relative merits with regard to other reported ADCs are summarized in the next section. 
Comparison of Performance Metrics
The performance of the analog window detection circuit built on a 90nm CMOS process is compared with examples of other published decision circuits in Table 1 [9], [10] , [15] - [23] . In the table, analog indices like supply voltage, input signal level, power penalty, capacity/P ratio, data rate and sampling frequency are considered. To quantify the relative merits of the proposed circuit, a figure of merit parameter (F M) is defined as
which is employed to evaluate the advantages of the window detector over its counterparts. Moreover, power performances are measured separately for the comparator core (7.59 mW) and the biased comparator followed by the buffer (9.14 mW). This gives an estimate of power requirement from individual blocks in the back-end section of the receiver. The results indicate that the proposed architecture achieves better performance, especially in terms of maintaining balance between power requirement and capacity/P figure.
Conclusions
The realization of a 1.2-V CMOS decision circuit for the back-end of a TR-UWB receiver is the subject of this paper. The proposed detection window can be adjusted with multiple control parameters (bias current, device dimension, ratio of current mirrors) and is able to detect ultra-narrow responses produced by the RF mixer in a TR-UWB receiver. Static characterization of the detection technique is performed and the circuit is tested with an input pulse stream rate of 100 M to 2 G bits per second. Built on 90 nm CMOS model parameters, the proposed architecture is supported with an output buffer stage, thus reducing device burden for the receiver. For each watt of dissipation, the capacity of the decision block can be designed within the range between 10.9 and 218.8 GHz. Optimization of the comparator reference voltage ensures that the proposed receiver will be able to detect UWB data pulses with permissible magnitudes and comparison with reported circuits verifies the design's efficiency in implementing the wireless transmitted reference architecture.
